Khairil Ezwan Kaharudin, Fauziyah Salehuddin, Abdul Hamid Hamidon, Muhammad Nazirul Ifwat Abd Aziz, Ibrahim Ahmad


The miniaturization in the size of planar MOSFET device seems to be limited when it reaches to 22nm technology node. In this paper, the vertical double gate architecture of MOSFET device with ultrathin Si- pillar was introduced by keeping both silicon dioxide (SiO2) and polysilicon as the main materials. The proposed MOSFET architecture was known as Ultrathin Pillar Vertical Double Gate (VDG) MOSFET device and it was integrated with polysilicon-on-insulator (PSOI) technology for a superior electrical performance. The virtual device fabrication and characterization were done by using ATHENA and ATLAS modules of SILVACO Internationals. The process parameters of the device were then optimized by utilizing L27 orthogonal array of Taguchi method in order to obtain the highest value of drive current (ION) and the lowest value of leakage current (IOFF). The highest value of ION/IOFF ratio after an optimization approach was observed to be 2.154x 1012.



Full Text:



Uchino, T., Gili, E., Tan, L., Buiu, O., Hall, S., Ashburn, P. 2012. Improved vertical MOSFET performance using an epitaxial channel and a stacked silicon-insulator structure. Semiconductor Sciences and Technology. 27(6): 1-4.

Afifah Maheran, A. H., Menon, P. S., Ahmad, I., Shaari, S., Elgomati, H. A., Salehuddin, F. 2013. Design and optimization of 22 nm gate length high-k/Metal gate NMOS transistor. Journal of Physics: Conferences Series. 431: 1-9.

Yadav, V. K. and Rana, A. K. 2012. Impact of Channel Doping on DG-MOSFET Parameters in Nano Regime-Tcad Simulation. International Journal of Computer Application. 37: 36-41.

Kumari, R., Goswami, M., Singh, B. R. 2012. The impact of channel engineering on short channel behavior of nano fin-FETs. International Journal of Nanoscience. 11(2): 1-6.

ITRS 2013 Report. http://www.itrs.net

Kaharudin, K. E., Hamidon, A. H. and Salehuddin, F. 2014. Impact of Height of Silicon Pillar on Vertical DG-MOSFET Device. International Journal of Computer, Information, Systems and Control Engineering. 8(4): 576–580.

Salehuddin, F., Kaharudin, K.E., Elgomati, H.A., Ahmad, I., Apte, P. R., Nopiah, Z. M., Zaharim, A. 2013. Comparison of 2k-Factorial and Taguchi Method for Optimization Approach in 32nm NMOS Device. Proceeding of Mathematical Methods and Optimization Techniques in Engineering. 125-134.

Phadke, M. S. 2001. Quality Engineering Using Robust Design. Pearson Education, Inc. and Dorling Kindersley Publishing Inc.

Mansor, M. et al. 2013. Application of Taguchi Method in Optimization of Shallow PN Junction Formation. Journal of Telecommunication, Electronic and Computer Engineering. 5(2): 33-38.

Kaharudin, K. E., Hamidon, A. H., Salehuddin, F. 2014. Design and Optimization Approaches in Double Gate Device Architecture. International Journal of Engineering and Technology (IJET). 6(5): 2070-2079.

Atan, N., Ahmad, I., Majlis, B. Y., Fauzi, I. A. 2014. Effects of High-k Dielectric with Metal Gate for Electrical Characteristics of Nanostructured NMOS. Mathematical Methods in Engineering and Economics.1: 111-115.

Chaudhary, T., Khanna, G. 2014. Performance enhancement and Characterization of Junctionless VesFET. International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS). 9(3): 309-314

DOI: http://dx.doi.org/10.11113/jt.v77.6602


  • There are currently no refbacks.

Copyright © 2012 Penerbit UTM Press, Universiti Teknologi Malaysia.
Disclaimer : This website has been updated to the best of our knowledge to be accurate. However, Universiti Teknologi Malaysia shall not be liable for any loss or damage caused by the usage of any information obtained from this web site.
Best viewed: Mozilla Firefox 4.0 & Google Chrome at 1024 × 768 resolution.